
Semiconductor Device Physics and Technology

Zoran Stamenković

stamenkovic@ihp-microelectronics.com




International Organization for Migration (IOM)
Organisation internationale pour les migrations (OIM)
Organización Internacional para las Migraciones (OIM)

Topics

- **Resistor**
- **Capacitor**
- **PN Diode**
- **MOS Structure**
- **MOS Transistor**
- **CMOS Transistors**
- **Bipolar Transistors**
- **Memories**


Resistor



$$R_s = \frac{\rho}{t}$$

$$R = R_s \frac{W}{L}$$

Conductivity






$$\rho = \frac{1}{\sigma} = \frac{1}{q(\mu_n n + \mu_p p)}$$


$$\mu_n = \frac{q}{KT} D_n$$

$$\mu_p = \frac{q}{KT} D_p$$


Electrical Current in Semiconductor (1)




Electrical Current in Semiconductor (2)




(a)






(b)






Capacitor






(a)




(b)





(c)




zero bias




reverse bias




$$V_{bi} = \frac{KT}{q} \ln\left(\frac{N_d N_a}{n_i^2}\right)$$



Depletion Layer Capacitance



PN Diode




$$L_n^2 = D_n \tau_n$$


$$L_p^2 = D_p \tau_p$$







$$n_i^2 = np$$

(a)




(b)







Diode Breakdown Voltage




Temperature Dependence of I-V Characteristic





Zener Diode




(b)








MOS Structure




Energy Diagram and C-V Characteristic




MOS Capacitance




MOS Transistor



Input Threshold Voltage (1)



Input Threshold Voltage (2)



Input Threshold Voltage (3)


$$C_{ox} = \varepsilon_{ox} / t_{ox} = 3.45 \times 10^{-3} \text{ F/m}^2$$

$$\phi_F = \frac{kT}{q} \ln \frac{N_A}{n_i} = 0.401 \text{ V}$$

$$\gamma = \frac{\sqrt{2\varepsilon_{si}qN_A}}{C_{ox}} = \frac{\sqrt{2 \cdot 11.8 \cdot 8.85 \times 10^{-12} \cdot 1.6 \times 10^{-19} \cdot 5 \times 10^{22}}}{3.45 \times 10^{-3}} = 0.375 \text{ V}^{1/2}$$

$$\begin{aligned} V_T(0) &= V_{FB} + 2\phi_F + \gamma \sqrt{2\phi_F + V_{SB}} \\ &= -0.984 + 2 \cdot 0.401 + 0.375 \sqrt{2 \cdot 0.401 + 0} = 0.15 \text{ V} \end{aligned}$$

Input Threshold Voltage (4)





Output Current (1)

$$j = \sigma E$$

$$j = q\mu_0 n E$$

$$\frac{j x_{ch} W}{I_D(A)} = \mu_0 \frac{q n x_{ch}}{Q_I(C/m^2)} W \frac{E}{V_{DS}/L_{eff}}$$


$$I_D = \frac{\mu_0 W}{L_{eff}} Q_I V_{DS}$$




$$I_D = \frac{\mu_0 W C_{ox}}{L_{eff}} (V_{GS} - V_T) V_{DS}$$



$$\beta = \frac{\mu_0 W C_{ox}}{L_{eff}}$$



Output Current (2)




Output Current (3)









(a)



(b)





(c)




(i)


- aluminum deposition
- Photolithography VI:
metallization patterning

Complementary MOS (CMOS) Transistors








(a)



(b)




(c)






(i)

- aluminum deposition
- Photolithography VII:
metallization patterning

Bipolar NPN Transistor







(a)

$$I_E = I_{nE} + I_{pE} \quad I_{nE} = I_{nB} + I_{nC}$$


$$I_B = I_{nB} + I_{pB} \quad I_{pE} = I_{pB} + I_{pC}$$

$$I_C = I_{nC} + I_{pC} \quad I_E = I_B + I_C$$

$$I_C = I_{nE} - I_{nB} + I_{pC}$$

$$I_C = \left(\frac{I_{nE}}{I_E} \times \frac{I_{nE} - I_{nB}}{I_{nE}} + \frac{I_{pC}^0}{I_E} \right) I_E$$

$$I_C = \gamma_E \alpha_T I_E = \alpha I_E = \frac{\alpha}{1-\alpha} I_B$$



γ_E - emitter efficiency

α_T - base transport factor

$$\alpha - \text{transport factor} \quad \beta = \frac{\alpha}{1-\alpha}$$


β - current gain

(b)


Emitter Efficiency and Base Transport Factor

$$\left. \begin{aligned} I_{nE} &= qS \frac{L_n n_{B0}}{\tau_n} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) = qS \frac{D_n n_i^2}{w_B N_{aB}} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) \\ I_{pE} &= qS \frac{L_p p_{E0}}{\tau_p} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) = qS \frac{D_p n_i^2}{L_p N_{dE}} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) \end{aligned} \right\} \gamma_E = \frac{1}{1 + \frac{D_p w_B N_{aB}}{D_n L_p N_{dE}}} \approx 1 - \frac{D_p w_B N_{aB}}{D_n L_p N_{dE}}$$


$$\left. \begin{aligned} I_{nE} &= qS \frac{D_n n_i^2}{w_B N_{aB}} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) = \frac{\Delta Q_{nB}}{t_r} \\ \Delta Q_{nB} &= qS \frac{n_i^2}{N_{aB}} \left(e^{\frac{qV_{BE}}{KT}} - 1 \right) \frac{w_B}{2} \Rightarrow t_r = \frac{w_B^2}{2D_n} \\ I_{nB} &= \frac{\Delta Q_{nB}}{\tau_n} \end{aligned} \right\} \alpha_T = 1 - \frac{t_r}{\tau_n} = 1 - \frac{w_B^2}{2D_n \tau_n} = 1 - \frac{w_B^2}{2L_n^2}$$




		Inverse Active Mode
base-emitter:	reverse bias	base-collector: forward bias
		Saturation Mode
base-emitter:	forward bias	base-collector: reverse bias
Cutoff Mode		Normal Active Mode
		base-collector: reverse bias





Bipolar PNP Transistor





(a)




(b)




Electrical Model







Current Gain






Bipolar Transistor in CMOS Technology





Static Random Access Memory

- **Value is stored symmetrically**
Both true and complement are stored on cross-coupled transistors
- **SRAM retains value as long as power is applied to circuit**
- **Read**
Precharge bit and bit' high
Set select line high from row decoder
One bit line will be pulled down
- **Write**
Set bit/bit' to desired (complementary) values
Set select line high
Drive on bit lines will flip state if necessary



Dynamic Random Access Memory

